MODULATION SCHEME FOR FILTERLESS SWITCHING AMPLIFIERS

5   **CROSS REFERENCE TO RELATED APPLICATIONS**

Cross-reference is made to commonly assigned patent application entitled "Concept and Methods to Enable Filterless, Efficient Operation of Class-D Amplifiers," filed herewith, the teaching of which are incorporated herein by

10   reference.

FIELD OF THE INVENTION

The present invention is generally related to switching amplifier circuits, and more particularly to Class-D amplifiers.

15

BACKGROUND OF THE INVENTION

Switching amplifiers, also know as Class-D amplifiers as the name implies, have an output that is switched or pulse-width modulated (PWM) at a frequency much higher than the frequency of interest. For example, in audio

20   applications, these amplifiers will switch at typical frequencies of 250kHz, while the audio band is limited to 20kHz. These amplifiers are analogous to switching regulators, and receive similar benefits and disadvantages of such devices when compared to their linear counterparts. The main advantage of these switching amplifiers is their efficiency and its derivatives, i.e., lower thermal dissipation,

25   battery life, smaller power supplies, size, weight, etc. The main disadvantage is cost and complexity.

Present modulation schemes utilizing either half or full H-bridge output stage topologies which switch in a "binary" fashion. In such a switching method, there are two valid states for the bridge, neglecting dead time, which are shown at 10 in Figure 1 and Figure 2. Although simpler to implement, the disadvantage of

5   this solution is that there is always a current 12 provided to the load due to the voltage differential always provided across nodes OUTP and OUTN, shown at 14, illustrated in Figure 3. For operation near zero crossing, or no audio signal, the majority of the current used is wasted, and is a drop in efficiency. As shown in Figure 3, an output squarewave with a 50% duty cycle will spend 50% of the time

10   period decaying the current in the inductor, and 50% of the period to re-establish the current in the opposite direction, this resulting in a time averaged current of zero.

Furthermore, this will require that the load be inductive. Consider a pure

15   resistive load. Switching the H-bridge in a "binary" fashion would place the power supply voltage across the load (plus parasitics of the switch). Unlike the current waveform 12 shown in Figure 3, the resulting current would be a squarewave with a magnitude equal to the power supply divided by the resistance of the load. For example, an H-bridge using a 5V supply driving a 4Ω load would

20   see a current of about 1 Amp, and this is with no signal. Although the electrical equivalent of a speaker is somewhere between purely resistive and purely inductive, this would still prevent filterless operation of Class-D amplifiers in audio applications as the main benefit of efficiency is lost. Today, the problem is solved by providing some current limiting device in series with the speaker,

25   usually a post-filter comprised of inductors and thereby creating a current flow shown at 12 in Figure 3. The typical circuit topology is shown at 16 in Figure 4.

3

SUMMARY OF THE INVENTION

The present invention acheives technical advantages as a circuit and a
5   method achieving filterless Class-D operation, increased efficiency, and reduced
cost by delivering current to the load only when needed, and once delivered,
maintain the current by not decaying or wasting energy in removing the current.
This is accomplished by using a terinary modulation scheme. This scheme is
implemented in an H-bridge configuration, where there are four states of
10   operation as the scheme implies. The modulation scheme generates PWM
signals, whereby the edges of the voltage signal at a node OUTP move away from
each other, and the edges of the voltage signal at a node OUTN move towards
each other. The voltage difference of these two signals, which appears across the
load, is narrow pulses. These pulses also have the desired affect of doubling the
15   single-ended PWM frequency.

The present invention allows for filterless operation of Class-D amplifiers,
which becomes a huge cost, board, and implementation savings. Cost of a filter
for Class-D amplifier at least matches silicon cost, thus making Class-D solutions
20   at least 2x solution cost more than their linear counterparts. Eliminating the filter
is currently the only way to be cost competitive with linear amplifiers. Also, the
modulation scheme allows for higher efficiency and reduced board space, where
fractions of the filter can be used.

25

BRIEF DESCRIPTION OF THE DRAWINGS

Other aspects of the invention including specific embodiments are understood by reference to the following detail description taken in conjunction

5   with the detail drawings in which:

Figure 1 is a schematic diagram of a prior art Class-D switching amplifier operating in binary fashion depicting a first state of operation;

10   Figure 2 is a schematic diagram of the Class-D switching amplifier shown in Figure 1 depicting the second state of operation;

Figure 3 is a signaling diagram illustrating the voltage signals provided to the output terminals, a differential voltage delivered across the load, and the

15   current conducted through the load;

Figure 4 is a schematic diagram of a typical post filter for the "binary" modulation scheme;

20   Figure 5 is a schematic diagram of a third state of operation of the present invention generating no voltage differential across the load;

Figure 6 is a schematic diagram of the present invention shown in Figure 5 illustrating a fourth state of operation of the present invention, also generating no

25   voltage differential across the load, and thus no current through;

4

Figure 7 is a timing diagram illustrating the voltage signals at the output terminals, the differential voltage across the load and the current conducted through the load for the states of operation shown in Figure 5 and Figure 6; and

5   Figure 8 is a timing diagram of the present invention corresponding to the third and fourth states of operation depicted in Figure 5 and Figure 6 illustrating a differential voltage being generated across the load, and thus, a corresponding current.

10   **DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS**

The present invention achieve technical advantages as a Class-D switching amplifier having four states of operation, the first two states being shown in Figure 1 and Figure 2, a third state of operation shown in Figure 5 at 20 and a

15   fourth state of operation shown at 30 in Figure 6.

Referring to Figure 7 and Figure 8, there is shown two states of a terinary modulation scheme, a generated differential output voltage, and current waveforms according to the preferred embodiment of the present invention. As

20   shown in Figure 5, controlling voltage signals controllably are provided by control circuit 21 to the four switching MOS transistors MP1, MN1, MP2, and MN2 in a switching sequence so as to alternate between the first state of operation shown in Figure 1, the second state of operation shown in Figure 2, the third state of operation shown in Figure 5 and the fourth state of operation shown in Figure

25   6.

As shown in Figure 7, a voltage waveform 22 and a voltage waveform 24 provided by the switches to the output terminals OUTP and OUTN, respectively,

and are in phase and correspond to one another in state 1 and state 2, thereby generating no differential voltage across the load as shown at 26, and thus, generating no current through the load as shown as 28.

5   Referring now to Figure 8, when it is desired to deliver current to the load corresponding to an input signal provided to control circuit 21, the control signals provided to the gates of the four switching MOS transistors MP1, MN1, MP2, and MN2 by controller 21 operate the switching circuit in states 3 and 4 as shown in Figure 5 and Figure 6, whereby this is done by moving the edges of the voltage
10   signal 32 at terminal OUTP away from each other, and the edges of the voltage signal 34 towards each other. The difference of these two signals provided between output terminals OUTP and OUTN appear across the load L1 as narrow pulses, depicted at 35 of waveform 36. These pulses 35 have the desired effect of doubling the single-ended PWM frequency. Current does decay as the speaker
15   and MOS switches MN1, MN2, MP1 and MP2 have resistive components that are lossy.

        The Class-D amplifier and method of operation thereof achieves technical advantages as a filterless Class-D operation that has increased efficiency, and reduced cost by delivering current to the load only when needed, and furthermore,
20   when once delivered, maintaining the current by reducing the rate of decay or decreasing the waste of energy in removing the current. The present invention achieves this using the terinary modulation scheme implemented in a H-bridge configuration having four states of operation, as shown in Figure 1, Figure 2, Figure 5, and Figure 6.

25

        The present invention allows for filterless operation of Class-D amplifiers, which is a huge savings for design and component implementation. The present invention allows the cost of the improved Class-D amplifier to be more in line

with the costs of linear counterpart. The present invention eliminates the need for post switching circuit filters and is thus cost competitive with the linear amplifiers. The terinary modulation scheme allows for higher efficiency and reduced board space.

While the invention has been described in conjunction with preferred embodiments, it should be understood that modifications will become apparent to those of ordinary skill in the art and that such modifications are therein to be included within the scope of the invention and the following claims.